IISc Logo    Title

etd AT Indian Institute of Science >

Browsing by Advisor Govindarajan, R

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:   
Sort by: In order: Results/Page Authors/Record:
Showing results 1 to 17 of 17
Submitted DateTitleAuthor(s)Thesis Guide(s)
2012-01Automatic Compilation Of MATLAB Programs For Synergistic Execution On Heterogeneous ProcessorsPrasad, AshwinGovindarajan, R
2004-06Compiler Techniques For Code Size And Power Reduction For Embedded ProcessorsSarvani, V V N SGovindarajan, R
2011-11Compiler Transformations For Improving The Performance Of Software Transactional MemoryMannarswamy, Sandya SGovindarajan, R
2008-07Comprehensive Path-sensitive Data-flow AnalysisThakur, AdityaGovindarajan, R
2013Cooperative Execution of Opencl Programs on Multiple Heterogeneous DevicesPandit, Prasanna VasantGovindarajan, R
2008-05Efficient Cache Organization For Application Specific And General Purpose ProcessorsRajan, KaushikGovindarajan, R
2009-07Efficient Compilation Of Stream Programs Onto Multi-cores With AcceleratorsUdupa, AbhishekGovindarajan, R
2014-11Efficient Dynamic Automatic Memory Management And Concurrent Kernel Execution For General-Purpose Programs On Graphics Processing UnitsPai, SreepathiGovindarajan, R; Jacob, T Matthew
1999-04Efficient Resource Usage ModellingRamanan, V JanakiGovindarajan, R
1999-01Evaluation Of Register Allocation And Instruction Scheduling Methods In Multiple Issue ProcessorsValluri, Madhavi GopalGovindarajan, R
2013Improving Last-Level Cache Performance in Single and Multi-Core ProcesssorsManikanth, RGovindarajan, R
2008-09On-Chip Memory Architecture Exploration Of Embedded System On ChipKumar, T S RajeshGovindarajan, R; Ravikumar, C P
2006-12Performance Modeling And Evaluation Of Network ProcessorsGovind, SGovindarajan, R
2006-07Power-Aware Compilation Techniques For Embedded SystemsShyam, KGovindarajan, R
2012-02Scaling Context-Sensitive Points-To AnalysisNasre, RupeshGovindarajan, R
2007-08Spill Code Minimization And Buffer And Code Size Aware Instruction Scheduling TechniquesNagarakatte, Santosh GGovindarajan, R
2006-11A Systematic Approach To Synthesis Of Verification Test-Suites For Modular SoC DesignsSurendran, SudhakarGovindarajan, R
Showing results 1 to 17 of 17


etd@IISc is a joint service of SERC & IISc Library ||
|| Powered by DSpace || Compliant to OAI-PMH V 2.0 and ETD-MS V 1.01