IISc Logo    Title

etd AT Indian Institute of Science >

Browsing by Advisor Bhat, Navakanta

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:   
Sort by: In order: Results/Page Authors/Record:
Showing results 11 to 14 of 14
< previous 
Submitted DateTitleAuthor(s)Thesis Guide(s)
2006-12Process Variability-Aware Performance Modeling In 65 nm CMOSHarish, B PBhat, Navakanta
2004-07Statistical Modeling Of Transistor Mismatch Effects In 100nm CMOS DevicesSrinivasaiah, H CBhat, Navakanta
2016Towards a Unified Framework for Design of MEMS based VLSI SystemsSukumar, JairamBhat, Navakanta
2014Variability Aware Device Modeling and Circuit Design in 45nm Analog CMOS TechnologyAjayan, K RBhat, Navakanta
Showing results 11 to 14 of 14
< previous 

 

etd@IISc is a joint service of SERC & IISc Library ||
Feedback
|| Powered by DSpace || Compliant to OAI-PMH V 2.0 and ETD-MS V 1.01