IISc Logo    Title

etd AT Indian Institute of Science >
Division of Electrical Sciences >
Electrical Engineering (ee) >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2005/1019

Title: Novel Methods For Estimation Of Static Nonlinearity Of High-Speed High-Resolution Waveform Digitizers
Authors: Chandravadan, Vora Santoshkumar
Advisors: Satish, L
Keywords: Analog-to-Digital Waveforms
Electric Converters
Analog-to-Digital Converters (ADC)
Digital Electronics
Waveform Digitizers
Analog-to-Digital Converters - Nonlinearity
Static Nonlinearity
Dynamic Nonlinearity
Low Linearity Ramp
Submitted Date: Jul-2009
Series/Report no.: G23516
Abstract: Analog-to-digital converter (ADC) is the main workhorse in a digital waveform recorder. Strictly speaking, an ADC is supposed to perform uniformly, irrespective of the characteristics of the signal to be acquired. However, because of certain hardware related inconsistencies, its performance declines, particularly, when acquiring non-repetitive, fast-rising, high frequency signals. The error and distortion contributed due to its declining performance, for the entire range of signals, can be comprehensively characterized by the static and dynamic nonlinearities. Actual testing of ADCs is the only way of estimating these indices. These characteristics reveal information at the microscopic level, such as bit-level aberrations, code transitions, response and settling trends, etc. These tests attain greater significance, when the digitizer is part of a reference measuring or a calibration system, because, the levels of accuracies to be achieved in such a setup may become comparable to the error introduced by the ADC. Hence, testing ADCs is a priority. International and national standards exist for testing digital waveform recorders and ADCs. For several years, the matter related to reducing static test time of high-resolution ADCs was highlighted through many publications. A critical examination of the literature indicates the major schools-of-thought pursued so far, are, (i) refinements to ramp/triangular signal based static testing, (ii) proposals for use of alternative methods and/or test signals for static test, (iii) innovative ways of achieving a relaxation in signal source requirements and, (iv) efforts to combine static and dynamic test into a single test with an appropriate test signal. As a consequence of the literature review, objectives of the thesis were formulated. They attempt to resolve- (i) Conceive a suitable test signal for simultaneous estimation of static and dynamic nonlinearity through a single test (ii) Explore possibility of employing a low-linearity ramp signal to estimate static nonlinearity (iii) Estimating static nonlinearity by exploiting linearity property of a sine signal • In the first part of the thesis, a method is proposed for the concurrent estimation of static and dynamic nonlinearity characteristics of an ADC, with the application of a single test signal. The novelty arises from the fact that the test signal proposed is new, and so is the concept of extracting the static and dynamic nonlinearity from the ADC output. This was achieved by conceiving a test signal, comprising of a high frequency sinusoid (which addresses the dynamic requirement), modulated by a low frequency ramp (which addresses the static requirement). • Static characteristics of an ADC can be determined directly from the histogram-based quasi-static approach by measuring the ADC output, when excited by an ideal ramp/triangular signal of sufficiently low frequency. This approach requires only a fraction of time compared to the conventional DC test, is straightforward, easy to implement, and, in principle is an accepted method as per the revised IEEE-1057. However, the only drawback is that ramp signal sources are not ideal. Thus, nonlinearity present in the ramp signal gets superimposed on the measured ADC characteristics, which renders them, as such, unusable. The second part of the work describes a proposal to get rid of the ramp signal nonlinearity, before it is applied to the ADC. A simple method is presented which employs a low-linearity ramp signal, but yet causes only a fraction of influence on the measured ADC static characteristics. • The third part of the thesis describes a novel method to estimate the actual static characteristics of an ADC using a low frequency sine signal, say, less than 10 Hz, by employing the histogram-based approach. It is based on the well known fact that variation of sine signal is ‘reasonably linear,’ when the angle is small. In the proposed method, the ADC under test has to be ‘fed’ with this ‘linear’ portion of the sine wave. Due to harmonics and offset in input excitation, this ‘linear’ part of the sine signal is marginally different, compared to an ideal ramp signal of equal amplitude. However, since it is a sinusoid, this difference can be accurately determined and later compensated from the measured ADC output. Thus, the corrected ADC output will correspond to the true ADC static nonlinearity. The proposed approach successfully addresses all the three concerns while estimating static linearity, i.e. it is time-efficient, excites all the ADC code-bins reasonably uniformly and tackles the source linearity issue quite nicely. These proposals are novel, simple, easy to implement, time-efficient and importantly static nonlinearity characteristics determined from them are in good agreement with that estimated by the original DC-based technique. Implementation of each method is discussed along with experimental results, for two 8-bit digital oscilloscopes and a 10-bit real time digitizer. Further details are presented in the thesis.
URI: http://hdl.handle.net/2005/1019
Appears in Collections:Electrical Engineering (ee)

Files in This Item:

File Description SizeFormat
G23516.pdf8.51 MBAdobe PDFView/Open

Items in etd@IISc are protected by copyright, with all rights reserved, unless otherwise indicated.

 

etd@IISc is a joint service of SERC & IISc Library ||
Feedback
|| Powered by DSpace || Compliant to OAI-PMH V 2.0 and ETD-MS V 1.01
Please not that the site address will change from etd.ncsi.iisc.ernet.in to etd.iisc.ernet.in