IISc Logo    Title

etd AT Indian Institute of Science >
Centres under the Director (formely kown as Division of Information Sciences) >
Supercomputer Education and Research Centre (serc) >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2005/1308

Title: Automatic Generation Of Compiled Cycle Level Microarchitecture Simulators For Superspeculative Processors
Authors: Chandran, Priya
Advisors: Jacob, Matthew
Keywords: Microprocessors - Simulation
Compilers
Microarchitecture Simulators
August System
Processor Simulators
Automatic Simulator Generator
Submitted Date: Jun-2004
Series/Report no.: G18791
Abstract file URL: http://etd.ncsi.iisc.ernet.in/abstracts/1697/G18791-Abs.pdf
URI: http://hdl.handle.net/2005/1308
Appears in Collections:Supercomputer Education and Research Centre (serc)

Files in This Item:

File Description SizeFormat
G18791.pdf13.13 MBAdobe PDFView/Open

Items in etd@IISc are protected by copyright, with all rights reserved, unless otherwise indicated.

 

etd@IISc is a joint service of SERC & IISc Library ||
Feedback
|| Powered by DSpace || Compliant to OAI-PMH V 2.0 and ETD-MS V 1.01
Please not that the site address will change from etd.ncsi.iisc.ernet.in to etd.iisc.ernet.in