IISc Logo    Title

etd AT Indian Institute of Science >
Centres under the Director (formely kown as Division of Information Sciences) >
Supercomputer Education and Research Centre (serc) >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2005/1532

Title: Evaluation Of Register Allocation And Instruction Scheduling Methods In Multiple Issue Processors
Authors: Valluri, Madhavi Gopal
Advisors: Govindarajan, R
Keywords: Compiling (Electronic Computers)
Multiprocessors
Instruction Scheduling
Compilers
Register Allocation
Machine Models
Instruction-Level Parallelism (ILP)
Very Long Instruction Word (VLIW) Processors
Modulo-Variable Expansion (MVE)
Sensitive Scheduling
Submitted Date: Jan-1999
Series/Report no.: G23229
Abstract file URL: http://etd.ncsi.iisc.ernet.in/abstracts/1959/G15406-Abs.pdf
URI: http://hdl.handle.net/2005/1532
Appears in Collections:Supercomputer Education and Research Centre (serc)

Files in This Item:

File Description SizeFormat
G15406.pdf17.65 MBAdobe PDFView/Open

Items in etd@IISc are protected by copyright, with all rights reserved, unless otherwise indicated.

 

etd@IISc is a joint service of SERC & IISc Library ||
Feedback
|| Powered by DSpace || Compliant to OAI-PMH V 2.0 and ETD-MS V 1.01
Please not that the site address will change from etd.ncsi.iisc.ernet.in to etd.iisc.ernet.in