IISc Logo    Title

etd AT Indian Institute of Science >
Division of Electrical Sciences >
Electrical Engineering (ee) >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2005/2628

Title: Study On DC-Link Capacitor Current In A Three-Level Neutral-Point Clamped Inverter
Authors: Gopalakrishnan, K S
Advisors: Narayanan, G
Keywords: Voltage Source Inverters
Electrolytic Capacitors
Capacitor Current
Electric Inverters
Pulse Width Modulation (PWM)
Dc-Link Capacitor Current
DC Electrolytic Capacitor
Space-Vector Pulse Width Modulation
Capacitor Power Loss
Capacitor Voltage Ripple
Capacitor RMS (Root Mean Square) Current
Centered Space Vector Pulse Width Modulation (CSVPWM)
Diode Clamped Inverters
Sine-triangle Pulse Width Modulation (SPWM)
RMS Current
Three-Level Diode-Clamped Inverters
Diode-clamped VSI
Submitted Date: Jul-2013
Series/Report no.: G25997
Abstract: Three-level diode-clamped inverter is being widely used these days. Extensive research has been carried out on pulse width modulation (PWM) strategies for a three-level inverter. The most widely used PWM strategies are sine-triangle pulse width modulation (SPWM) and centered space vector pulse width modulation (CSVPWM). The influence of these PWM strategies on the DC-link capacitor current and voltage ripple is studied in this thesis. The sizing of the DC capacitor depends on value of the maximum RMS current flowing through it. In this work, an analytical expression for capacitor RMS current is derived as a function of operating conditions like modulation index, power factor angle of the load and peak load current. The worst case current stress on the capacitor is evaluated using the analytical expression. The capacitor RMS current is found to be the same in SPWM and CSVPWM schemes. The analytical expression is validated through simulations and experiments on a 3kVA MOSFET based three-level inverter. Harmonic analysis of the capacitor current is helpful in better evaluation of capacitor power loss. Therefore, harmonic analysis of the capacitor current is carried out, using the techniques of geometric wall model and double Fourier integral for SPWM and CSVPWM schemes. The theoretical predictions are validated through experiments. The capacitor RMS current is divided into low-frequency RMS current (where low frequency component is defined as a component whose frequency is less than half the switching frequency) and high-frequency RMS current. The capacitor voltage ripple is estimated analytically for SPWM and CSVPWM schemes, using the low-frequency and high-frequency capacitor RMS current. The voltage ripples due to SPWM and CSVPWM schemes are compared. It is found that the voltage ripple with SPWM is higher than that with CSVPWM. A simplified method to estimate the capacitor power loss, without the requirement of FFT analysis of capacitor current, is proposed. The results from this simplified method agree reasonably well with the results from the detailed method. A space vector based modulation scheme is proposed, which reduces the capacitor RMS current at high power factor angles. However, the proposed method leads to higher total harmonic distortion (THD) than CSVPWM. Simulation and experimental results, comparing CSVPWM and the proposed PWM, are presented.
Abstract file URL: http://etd.ncsi.iisc.ernet.in/abstracts/3382/G25997-Abs.pdf
URI: http://hdl.handle.net/2005/2628
Appears in Collections:Electrical Engineering (ee)

Files in This Item:

File Description SizeFormat
G25997.pdf2.1 MBAdobe PDFView/Open

Items in etd@IISc are protected by copyright, with all rights reserved, unless otherwise indicated.


etd@IISc is a joint service of SERC & IISc Library ||
|| Powered by DSpace || Compliant to OAI-PMH V 2.0 and ETD-MS V 1.01